2133 41

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

§ § §

8888888

Application No.:

09/976,523

Filed:

October 12, 2001

Inventor(s):

Michael C. Dorsey

Title:

UTILIZING SLOW ASIC

LOGIC BIST TO PRESERVE TIMING INTEGRITY ACROSS TIMING DOMAINS Examiner:

Trimmings, J.

Group/Art Unit:

2133

Atty. Dkt. No:

5681-56300

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, P.O. Dox 1450, Alexandria, VA 22313-1450, on the date indicated below.

Etikl A Heter tritted Name

August 11, 2004

Signature

Date

AMENDMENT; RESPONSE TO OFFICE ACTION OF May 12, 2004 RECEIVED

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 AUG 1 9 2004

Technology Center 2100

Dear Sir:

This paper is submitted in response to the Office Action of May 12, 2004, to further highlight why the application is in condition for allowance.

Please amend the case as listed below.